Salary: $90,000.00 – $125,000.00

Client is seeking a Design Verification Engineer to join their team.

Responsible for functional verification of mixed-signal audio CODECs. Detailed responsibilities include but are not limited to: verification planning, testbench development, failure analysis and resolution, coverage analysis and population, digital/mixed-signal modeling, directed/constraint-random test generation, and flow development. Candidates must work closely with digital/analog designers, applications engineers and manufacturing test to support both pre-silicon verification and post silicon validation efforts.

Skills/Experience – Requires a MSEE/MSCS and 5 years of verification experience preferably in mixed signal products. Strong background with HDLs (e.g. Verilog, VHDL) and HVLs (e.g. SystemVerilog/OVM, UVM, AVM, Vera, e) required. The candidate must have solid scripting skills with Matlab, Perl, Unix/Linux shell, TCL, and must be able to write and debug analog behavioral models in Verilog, Verilog-A, and/or Verilog-AMS. Knowledge of signal processing and Verilog Assertions are also a plus. The proven ability to create, evaluate, debug, and improve a verification process is essential for this position.

About HiredYou.com

HiredYou.com is a leading job board and executive search firm that secures personnel for top-tier companies nationwide. We work with a wide array of executives across all job industries to arrange the perfect placement every time, guaranteed. Remember, it is always 100% free to post unlimited jobs to HiredYou.com, and in the event you need some extra help with the recruitment process, our Live Recruiter is here to assist.